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The improvement of retention time of metal-ferroelectric
„PbZr0.53Ti0.47O3…-insulator „Y2O3…-semiconductor transistors
by surface treatments
Wen-chieh Shih, Kun-yung Kang, and Joseph Ya-min Leea
Department of Electrical Engineering and Institute of Electronics Engineering, Tsing-Hua University,
Hsinchu, Taiwan 30013, Republic of China
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Metal-ferroelectric-insulator-silicon transistors Fe-field-effect transistors FeFETs with Al /Pb
Zr0.53 ,Ti0.47 O3 /Y2O3 /Si structure were fabricated. The wafers were pretreated with H2O2 before
Y2O3 deposition and post-treated with HCl after Y2O3 deposition. With both treatments, the drain
current ratio after writing pulses of ±8 V with a duration of 100 ns was measured as 105. The
leakage current was reduced from 10−3 to 10−6 A /cm2. The FeFETs maintain a threshold voltage
window of about 1.5 V after an elapsed time of 5000 s. The improvements are due to the reduction
of the leakage current and the charge injection effect at the Y2O3 /Si interface. © 2007 American
Institute of Physics. DOI: 10.1063/1.2822809
Metal-ferroelectric-insulator-silicon MFIS transistors
Fe-field-effect transistors FeFETs have attracted much at-
tention for several decades for nonvolatile random access
memory because of its high speed, single-device structure,
low power consumption, and nondestructive readout
operation.1,2 The purpose of the insulator layer is to prevent
the reaction and interdiffusion between the ferroelectric layer
and silicon substrate as well as to improve the retention
properties.3,4 In order to drop most of the voltage across the
ferroelectric layer, high dielectric constant insulators are de-
sirable. Retention is an important consideration of MFIS
devices.5 The two major causes of short retention time of
MFIS devices are gate leakage current6,7 and depolarization
field.8,9 In order to reduce the leakage current of MFIS struc-
tures, a large conduction band offset at the high-k layer/Si
interface and improved surface states at the high-k layer/Si
interface are helpful to reduce the leakage current. Y2O3 has
a dielectric constant of 12–18 and high barrier heights of 2.3
and 2.6 eV for the electrons and holes at the Y2O3 /Si inter-
face, respectively.10 It also has good thermal stability with
silicon.11,12 In addition, there are some literature reports us-
ing surface treatment methods to reduce the fixed charges,
the trapped charges, and the gate leakage current.13–17 Akbar
et al.13 reduced the interface state Dit to 1011 cm−2 and
enhanced the electron mobility by diluted hydrochloric acid
HCl treatment. Takahashi and Sakai18 achieved a retention
time of 37 day using the Pt /SrBi2Ta2O9 /HfAlO /Si structure
by significantly reducing the interface states Dit and leak-
age current densities. In order to reduce the leakage current
and trapped charges, a thin native oxide layer is desirable. In
this work, a chemical surface treatment method was used for
Al /Pb Zr0.53 ,Ti0.47 O3 PZT /Y2O3 /Si MFIS structure to
reduce the gate leakage current and trapped charges. The
improvement of retention time is significant. In the literature,
there were several reports on MFIS capacitors with Y2O3
insulator layer.12,19–22 Only Park et al.19 and Su et al.22 used
PZT as the ferroelectric layer in the MFIS capacitors and
transistors, respectively.
P-type, 100 orientation, 4 in. diameter silicon wafers
1–5  cm were used as the starting substrates. The source
and drain areas were defined by wet etching and doped by
phosphorus diffusion. The contact regions were etched by
buffered oxide etch. A standard oxide clean HF:H2O
=1:10 was performed before film deposition. After clean
procedure, the cleared Si wafer was immersed in H2O2 solu-
tion for 24 h pretreatment before Y2O3 deposition. The
Y2O3 was then deposited by rf magnetron sputtering at room
temperature. The purity of Y2O3 target was 99.9%. The post-
treatment was performed by rinsing the wafer in diluted HCl
500:1 for 3 min. After this post-treatment, the Y2O3 films
were rapid thermal annealed RTA in N2 ambience at
500 °C for 60 s. The PZT thin films were deposited by rf
magnetron sputtering. The target was Pb1.1 Zr0.53 ,Ti0.47 O3.
The excess Pb was used to compensate the volatile PbO. The
PZT films were RTA in O2 ambience at 550 °C for 60 s.
Aluminum was used as the gate electrode. A postmetalliza-
tion annealing was performed at 400 °C in N2 for 30 s. The
I-V characteristics were measured using Keithley 236 elec-
trometer and the C-V characteristics using high frequency
C-V meter MegaBytek Mi-494.
aElectronic mail: ymlee@ee.nthu.edu.tw.
FIG. 1. The current density-voltage J-V characteristics of
Al /PZT /Y2O3 /Si capacitors with either no treatment or both treatments.
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From the current-voltage characteristic of
Al /PZT /Y2O3 /Si structure with different temperatures, the
conduction mechanism at the Y2O3 /Si interface is Schottky
emission in the range of electric field 0.8–1.4 MV /cm
above 400 K. It may reduce the leakage current because of
the large barrier height at the high-k /Si interface. Figure 1
shows the current density-voltage J-V characteristics of
Al /PZT /Y2O3 /Si capacitors with either no treatment or both
treatments. The leakage current at 5 V is significantly re-
duced for about three orders from 10−3 to 10−6 A /cm2 after
undergoing both treatments. Wang et al.17 observed a shift of
the binding energy after ozone oxidation and a reduction of
the interfacial layer thickness at the HfO2 /Si interface. The
reduction of leakage current is attributed to the improvement
of interface states.
Figures 2a and 2b show the characteristics of the
Al /PZT /Y2O3 /Si capacitors as a function of increasing
positive bias for samples with either both treatments or no
treatment, respectively. The flatband voltage shift VFB is
determined by measuring the half value of the capacitance in
the accumulation region. Samples with no treatment show a
much larger shift VFB of 1.5 V compared with that of 0.8 V
for samples with both treatments. The inset of Fig. 2b
shows the band diagram of the Al /PZT /Y2O3 /Si capacitors
under positive bias. In order to construct the band diagram of
the Al /PZT /Y2O3 /Si structure, the work functions of PZT
and Y2O3 are 2.15 and 1.75 eV, respectively.1,10 From Figs.
2a and 2b, the VFB values for both types of samples shift
to more positive voltages. It means that more electrons are
injected into the samples with no treatment as the positive
bias is increased. Furthermore, Lee et al.12 and Juan et al.23
reported that more trapped charges in the insulator layer
would degrade the memory properties of MFIS structures.
Therefore, the result of Fig. 2 is consistent with that of
Fig. 1.
Figure 3a shows the drain current-voltage characteris-
tic of the Al /PZT /Y2O3 /Si FeFETs. Figure 3b shows the
drain current on/off ratios of Al /PZT /Y2O3 /Si FeFETs with
both treatments. The drain current densities were measured
after applying writing pulses of +8 or −8 V with a duration
of 100 ns and with the gate voltage kept at 1 V. The rising
time and falling time of pulse wave are both 39 ns. A higher
drain current is obtained with positive writing pulse. The
current ratio with positive/negative writing pulses is about
105. A pulse width with a duration of 100 ns is enough to
switch the FeFETs from the on state to the off state. This is
very desirable for high speed memory circuit.
Figure 4 shows the retention time measurement of
Al /PZT150 nm /Y2O313 nm /Si transistors with both
treatments. The threshold voltage is measured as a function
FIG. 2. a The capacitance-voltage characteristic of the Al /PZT /Y2O3 /Si capacitor with different voltage ranges only the range of −4– +4 V is plotted for
samples with both treatments. b The capacitance-voltage characteristic of the Al /PZT /Y2O3 /Si capacitors with different voltage ranges only the range of
−4– +4 V is plotted for samples with no treatment.
FIG. 3. a The source drain current-voltage characteristic of the Al /PZT /Y2O3 /Si FeFETs. b The drain current on/off ratios of Al /PZT /Y2O3 /Si FeFETs
with both treatments after applying writing pulses of +8 or −8 V with a duration of 100 ns and with the gate voltage kept at 1 V.
232908-2 Shih, Kang, and Lee Appl. Phys. Lett. 91, 232908 2007
Downloaded 17 Jan 2012 to 140.114.195.186. Redistribution subject to AIP license or copyright; see http://apl.aip.org/about/rights_and_permissions
of time after applying writing pulses of +7 or −7 V with a
duration of 100 ns. The threshold voltage was determined at
an IDS of 1 A. The best FeFETs about half of the measured
samples maintain a threshold voltage window of about 1.5 V
after an elapsed time of 5000 s. If extrapolated from Fig. 4,
the differences of the threshold voltages are expected to
maintain at about 1 V after 10 yr. The improvement is quite
significant. The inset shows the IDS-VGS memory after apply-
ing writing pulses of +7 or −7 V with a duration of 100 ns. A
IDS-VGS memory of 1.2 V is obtained. The subthreshold
slope of samples with both treatments was improved to
168 mV/decade compared with that of 240 mV/decade for
samples with no treatment. It indicates improved interface
states and enhanced switching characteristics. The improved
performance of the Al /PZT /Y2O3 /Si FeFETs with both
treatments is attributed to the reduction of gate leakage cur-
rent and the interface states.18
In summary, MFIS FeFETs with the structure of
Al /PZT /Y2O3 /Si was fabricated. A surface treatment
method was used to reduce the leakage current and increase
the retention times. The leakage current density at 5 V is
reduced from 10−3 to 10−6 A /cm2. The best FeFETs main-
tain a threshold voltage window of about 1.5 V after an
elapsed time of 5000 s. The drain current on/off ratio of
FeFETs with both treatments after applying writing pulses of
+8 or −8 V with a duration of 100 ns is about 105. The
improvements are most likely due to the reduction of the
leakage current and the charge injection effect at the
Y2O3 /Si interface.
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FIG. 4. The retention time measurement of Al/PZT 150 nm /Y2O3
13 nm /Si transistors with both treatments. The inset shows the I-V
memory after applying writing pulses of +7 or −7 V with duration of
100 ns.
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